# ABET Course Syllabus EEE333

1. **Course:** **EEE 333 Hardware Design Languages and Programmable Logic**
2. **Credits and Contact Hours:** 4 Credit Hours (lecture, lab), Topics: Engineering
3. **Course Coordinator:** ECEE Undergraduate Committee
4. **Textbook:** *The Designer’s Guide to VHDL*, by Peter J. Ashenden, 3rd Ed, Morgan Kaufmann Publishers, 2008, ISBN: 9780120887859

**Supplemental materials:** Instructor notes available from course websites (Canvas LMS), Xilinx CPLD and FPGA design notes, Xilinx FPGA design software (Xilinx ISE with Modelsim or iSim), Digilent FPGA boards.

1. **Specific** **course** **information**
2. **Catalog description:** Develops digital logic with modern practices of hardware description languages. Emphasizes usage, synthesis of digital systems for programmable logic, VLSI.
3. **Prerequisites or co-requisites:** CSE 120 or EEE 120, EEE 202.
4. **Required/elective/selected elective:** Selected Elective
5. **Specific goals for the course**
6. Students can design digital circuits using a hardware description language and synthesis.
7. Students understand modern programmable logic devices and can use them in practical applications.
8. Students understand timing and effects of hardware mapping and circuit parasitics.
9. **Outcomes of instruction:**
10. Students can apply logic fundamentals using hardware description languages.
11. Students understand the difference between procedural programming and hardware description languages.
12. Students can write synthesizable verilog code describing basic logic elements
13. Combinatorial logic.
14. Sequential logic.
15. Students can code state machines in a hardware description language.
16. Students can analyze and develop basic logic pipelined machines.
17. Students understand basic programmable logic architectures.
18. Students can synthesize working circuits using programmable logic.
19. Students understand sequential and combinatorial logic timing.
20. Students understand the impact of actual routing and circuit parasitics.
21. **Outcomes of Criterion 3 addressed by the course:**

**(1)** Comprehensive lectures address the knowledge of a hardware-oriented HDL primer, such as HDL data types, testbenches, Finite State Machines (FSMs), and memory structures. The knowledge gained in this course can be applied to any VLSI design by using a top-down design methodology.

**(2)** Covers CMOS digital logic, VHDL coding and modeling, synthesis and verification, and FPGA design basics.

**(2,6)** The fundamental learning will be reinforced by realistic examples for each topic and by practical lab exercises.

**(5)** Laboratory teams feature various engineering majors.

1. **Brief list of topics to be covered**
2. Review logic fundamentals, gates, latches, flip-flops and state machines (2 weeks).
3. Verilog HDL fundamentals, simulation, and test-bench design (4 weeks).
4. Synthesizable code and hardware/HDL mapping (3 weeks).
5. Basic logic.
6. Sequential circuits.
7. Arithmetic circuits.
8. CPLD architecture and synthesis (3 weeks).
9. FPGA architecture and synthesis (4 weeks).

**Computer Usage:** Modelsim or iSim and FPGA synthesis tools.

**Laboratory Experiments:** Students meet weekly for a three-hour laboratory under the guidance of a TA.

**Course Contribution to Engineering Science and Design:** EEE 333 contributes to engineering science through logic design, problem solving, and computer solutions.

Person preparing this description and date of preparation: K. Tsakalis, M. Goryll, June, 2021.